

Dennison et al.

29326A

[11] Patent Number:

5,229,326

[45] Date of Patent:

Jul. 20, 1993

[54]	METHOD FOR MAKING ELECTRICAL CONTACT WITH AN ACTIVE AREA
	THROUGH SUB-MICRON CONTACT
	OPENINGS AND A SEMICONDUCTOR
	DEVICE

[75] Inventors: Charles H. Dennison; Guy T. Blalock,

both of Boise, Id.

[73] Assignee: Micron Technology, Inc., Boise, Id.

[21] Appl. No.: 902,374

[22] Filed: Jun. 23, 1992

[51] Int. Cl.⁵ 1101L 21/44; HO1L 21/48

[52] U.S. Cl. 437/195; 437/41;

437/44; 437/183; 437/203

[58] Field of Search 437/195, 183, 203, 44,

437/41, 228, 189

[56] References Cited

U.S. PATENT DOCUMENTS

4,617,193	10/1986	Wu	437/195
1 4,868,138	9/1989	Chan et al	. 437/44
1.4,892,845	1/1990	Bridges	437/195
4-5,110,766	5/1992	Maeda et al	437/228
		Cooper et al	
		Matthews	

Primary Examiner—Brian E. Hearn
Assistant Examiner—Kevin M. Picardat
Attorney, Agent, or Firm—Wells, St. John, Roberts,
Gregory & Matkin

[57] ABSTRACT

A semiconducting processing method for making electrical contacts with an active area in sub-micron geometries includes: (a) providing a pair of conductive runners on a semiconductor wafer; (b) providing insulative spacers on the sides of the conductive runners wherein adjacent spacers are spaced a selected distance apart at a selected location on the wafer; (c) providing an active area between the conductive runners at the selected location; (d) providing an oxide layer over the active area and conductive runners; (e) providing a planarized nitride layer atop the oxide layer; (f) patterning and etching the nitride layer selectively relative to the oxide layer to define a first contact opening therethrough, wherein the first contact opening has an aperture width at the nitride layer upper surface which is greater than the selected distance between the insulative spacers; (g) etching the oxide layer within the first contact opening to expose the active area; (h) providing a polysilicon plug within the first contact opening over the exposed active areas; (i) providing an insulating layer over the nitride layer and the polysilicon plug; (j) patterning and etching the insulating layer to form a second contact opening to and exposing the polysilicon plug; and (k) providing a conductive layer over the insulating layer and into the second opening to electrically contact the polysilicon plug. A semiconductor device having buried landing plugs of approximately uniform height across the wafer is also described.